




SONET/SDH and ATM The Local Area Network Agenda





- **Section 1: Physical layers for ATM***
- **Section 2: SONET**/SDH*** as a physical layer for ATM**
- **Section 3: ATM**
- **Section 4: ATM and related protocols**
- **Section 5: TI™ solutions**



*Driving ATM
Into Mainstream
Networking*

B - ISDN REFERENCE MODEL






*Driving ATM
Into Mainstream
Networking*

FUNCTIONS OF THE ATM LAYERS

L A Y E R M A N A G E M E N T	HIGHER LAYER FUNCTIONS	HIGHER LAYER	
	Convergence Sublayer	C S	A A L
	Segmentation and Reassembly	S A R	
	Generic Flow Control Cell Header Generation/Extraction Cell VPI/VCI Translation Cell Multiplex and Demultiplex	A T M	
	Cell Rate Decoupling HEC Sequence Generation/Verification Cell Delineation Transmission Frame Adaptation Transmission Frame Generation/Recovery	T C	P h y s i c a l L a y e r
	Bit Timing	P M D	
	Physical Medium Dependent		

UTOPIA Interface





*Driving ATM
Into Mainstream
Networking*

Two Sublayers

Cell-Rate Decoupling HEC Sequence Generation/Verification Cell Delineation Transmission Frame Adaption Transmission Frame Generation/Recovery	T C	P h y s i c a l
Bit timing Physical-Medium-Dependent	P M D	


- **PMD:**
 - **Medium line code connectors**
 - **Probably use existing standards and technology**
- **TCS:**
 - **Specific to the PMD**
 - **Cell delineation**
 - **Cell-rate decoupling (inserting empty cells during idle periods)**



*Driving ATM
Into Mainstream
Networking*


UTOPIA Levels 1 and 2

- **Universal Test and Operations PHY Interface for ATM**
 - Allows a common, standard interface between ATM (SARs) and PHY layers of ATM subsystems
 - Features three different clock rates: 25-MHz/8-bit interface, 33-MHz/8- or 16-bit interface, and 50-MHz/16-bit interface
 - Multiple operation allows the SAR to control multiple physical layer devices



Driving ATM
Into Mainstream
Networking


UTOPIA Interface Block Diagram





*Driving ATM
Into Mainstream
Networking*

UTOPIA 2 Interface





*Driving ATM
Into Mainstream
Networking*

UTOPIA

Cell format 8-bit mode



UDF = User defined (e.g., HEC)



*Driving ATM
Into Mainstream
Networking*

UTOPIA

Cell format 16-bit mode

Bit 15	Bit 0
Header 1	Header 2
Header 3	Header 4
UDF 1	UDF 2
Payload 1	Payload 2
:	:
:	:
:	:
Payload 47	Payload 48

UDF = User defined (e.g., HEC)



*Driving ATM
Into Mainstream
Networking*

Private UNI

ATM Forum Physical Layer UNI Interfaces		
Frame Format	Bit Rate/Line Rate	Transmission Media
Cell Stream	25.6 Mbit/s/32 Mbaud	UTP-3
STS-1	51.84 Mbit/s	UTP-3
FDDI	100 Mbit/s/125 Mbaud	MMF
STS-3c, STM-1	155.52 Mbit/s	UTP-5
STS-3c, STM-1	155.52 Mbit/s	SMF, MMF, Coax pair
Cell Stream	155.52 Mbit/s/194.4 Mbaud	MMF/STP
STS-3c, STM-1	155.52 Mbit/s	UTP-3
STS-12, STM-4	622.08 Mbit/s	SMF, MMF



*Driving ATM
Into Mainstream
Networking*


Public UNI

ATM Forum Physical Layer UNI Interfaces		
Frame Format	Bit Rate	Transmission Media
DS1	1.544 Mbit/s	Twisted Pair
DS3	44.736 Mbit/s	Coax Pair
STS-3c, STM-1	155.520 Mbit/s	SMF
E1	2.048 Mbit/s	Twisted Pair, Coax Pair
E3	34.368 Mbit/s	Coax Pair
J2	6.312 Mbit/s	Coax Pair
N X T1	N X 1.544 Mbit/s	Twisted Pair



*Driving ATM
Into Mainstream
Networking*

SONET/SDH and ATM The Local Area Network Agenda




- **Section 1: Physical layers for ATM***
- **Section 2: SONET**/SDH*** as a physical layer for ATM**
- **Section 3: ATM**
- **Section 4: ATM and related protocols**
- **Section 5: TI™ solutions**



*Driving ATM
Into Mainstream
Networking*

SONET/SDH as a Physical Layer for ATM




- Standards bodies and standard rates
- The four layers of SONET/SDH
- Terminating equipment
- Frame structure
- Overhead bytes
- SONET/SDH mapping for ATM
- Differences between SONET and SDH



*Driving ATM
Into Mainstream
Networking*

International Standards Bodies





*Driving ATM
Into Mainstream
Networking*

The ATM Forum

Software Manufacturers

Interested Groups


Equipment Manufacturers

Other Carriers

RBOCs

Silicon Manufacturers

Other Manufacturers





***Driving ATM
Into Mainstream
Networking***

SONET/SDH

- **Common standard toward which multiple vendors can build equipment**
- **Supports interoperability “at the mid-span meet”**
- **Compatible fiber-optic transmission systems (FOTS) mean competition and lower costs**
- **Better operations and support management (OSS)**
- **Fast provisioning of bandwidth**
- **New circuits can be software defined and updated from a distance**
- **Easy extraction of lower-rate signals from the payload**
- **Better network survivability**
- **Primary and backup pair of fiber-optic cabling between nodes**
- **60 ms or less S/W rerouting capability**
- **Support future services**
- **HDTV, CAD/CAM, WAN backbone, BISDN**
- **Improved capability to transport other types of information besides voice**



*Driving ATM
Into Mainstream
Networking*

SONET/SDH Line Rates

Data Rate (Mbit/s)	SDH Level ITU	Optical Carrier Level	SONET Level ANSI*
51.840		OC-1	STS-1
155.520	STM-1	OC-3	STS-3c
622.080	STM-4	OC-12	STS-12
1.244160 Gbit/s	STM-8	OC-24	STS-24
2.488320 Gbit/s	STM-16	OC-48	STS-48
N * 51.84 Mbit/s	STM-M	OC-N	STS-N

SONET: Synchronous optical network

SDH: Synchronous digital hierarchy

* Electrical carrier

$M=N/3$



*Driving ATM
Into Mainstream
Networking*


Why a SONET/SDH Frame Every 125 μ s?

- **Bandwidth for voice = 4 kHz**
 - 8,000 samples/s
 - $1/8,000 = 125 \mu$ s
 - SONET/SDH frame every 125 μ s
 - Many ATM cells every 125 μ s
 - $[8,000 \text{ samples/s}] [8 \text{ bits/sample}] = 64 \text{ kbit/s}$
- **One voice channel = 64 kbit/s (DS0 rate), the basic building block of U.S. public voice network**




**Driving ATM
Into Mainstream
Networking**

SONET/SDH Payload Calculation




Each STS-3c/STM-1 frame provides 155.52 Mbit/s. 90 bytes of the 2430 bytes are used by the transport overhead (TOH) and path overhead (POH), which leaves 2340 bytes (96.3% of the SONET/SDH frame) for the payload. The amount of SONET/SDH payload available in an STS-3c/STM-1 frame = 150 Mbit/s.

≈ 150 Mbit/s



*Driving ATM
Into Mainstream
Networking*

SONET/SDH PAYLOAD CALCULATION



90 % of the ATM cell is available for user information. If an ATM cell is inserted into a SONET/SDH frame, what bandwidth is available for user information?


$$\frac{[2340 \text{ payload bytes/frame} - ((5 \text{ ATM overhead bytes/cell})(44 \text{ cells/frame}))][155 \text{ Mbit/s}]}{2430 \text{ total bytes/frame}} \approx 135 \text{ Mbit/s}$$

An STS-3c/STM-1 frame has a data rate of 155 Mbit/s. The maximum usable data rate for user information is 135 Mbit/s; this excludes any AAL processing. If AAL processing is necessary, the data rate is reduced below 135 Mbit/s.



*Driving ATM
Into Mainstream
Networking*

SONET/SDH as a Physical Layer for ATM




- **Standards bodies and standard rates**
- **The four layers of SONET/SDH**
- **Terminating equipment**
- **Frame structure**
- **Overhead bytes**
- **SONET/SDH mapping for ATM**
- **Differences between SONET and SDH**




Driving ATM
Into Mainstream
Networking

The Four Layers of SONET/SDH



SONET/SDH as a Physical Layer for ATM




- **Standards bodies**
- **The four layers of SONET/SDH**
- **Terminating equipment**
- **Frame structure**
- **Overhead bytes**
- **SONET/SDH mapping for ATM**
- **Differences between SONET and SDH**




Driving ATM
Into Mainstream
Networking

Section, Line, and Path (the big picture)




LTE-Line-Terminating Equipment
 PTE-Path-Terminating Equipment
 STE-Section-Terminating Equipment
 ADM- Add-Drop Multiplexer
 DSX-Digital Cross-Connect system



*Driving ATM
Into Mainstream
Networking*


Definition of SONET/SDH Network Section





*Driving ATM
Into Mainstream
Networking*


Definition of SONET/SDH Network Line





*Driving ATM
Into Mainstream
Networking*

Definition of SONET Network Path







*Driving ATM
Into Mainstream
Networking*

SONET as a Physical Layer for ATM


- Standards bodies
- The four layers of SONET/SDH
- Terminating equipment
- Frame structure
- Overhead bytes
- SONET/SDH mapping for ATM
- Differences between SONET and SDH





*Driving ATM
Into Mainstream
Networking*


Generic Frame Structure for STS-N/STM-M





Driving ATM
Into Mainstream
Networking


Frame Structure for STS-1





Driving ATM
Into Mainstream
Networking


Frame Structure of STS-3





**Driving ATM
Into Mainstream
Networking**

Frame Structure of STS-3c/STM-1






*Driving ATM
Into Mainstream
Networking*

SONET/SDH as a Physical Layer for ATM


- Standards bodies
- The four layers of SONET/SDH
- Terminating equipment
- Frame structure
- Overhead bytes
- SONET/SDH mapping for ATM
- Differences between SONET and SDH






**Driving ATM
Into Mainstream
Networking**

SONET/SDH Frame Structure



Calculated by SABRE
 Constant Values

STS-3c/STM-1 Frame Overhead





**Driving ATM
Into Mainstream
Networking**

Overhead bytes used in the Public UNI


	Framing A1	Framing A1	Framing A1	Framing A2	Framing A2	Framing A2	STS-1 ID C1	STS-1 ID C1	STS-1 ID C1	
	BIP-8 B1	BIP-8 B1	BIP-8 B1	Orderwire E1	Orderwire E1	Orderwire E1	User F1	User F1	User F1	
	Data Com D1	Data Com D1	Data Com D1	Data Com D2	Data Com D2	Data Com D2	Data Com D3	Data Com D3	Data Com D3	
	Pointer H1	Pointer H1	Pointer H1	Pointer H2	Pointer H2	Pointer H2	Pointer/Action H3	Pointer/Action H3	Pointer/Action H3	
	BIP-8 B2	BIP-8 B2	BIP-8 B2	APS K1	APS K1	APS K1	APS K2	APS K2	APS K2	
	Data Com D4	Data Com D4	Data Com D4	Data Com D5	Data Com D5	Data Com D5	Data Com D6	Data Com D6	Data Com D6	
	Data Com D7	Data Com D7	Data Com D7	Data Com D8	Data Com D8	Data Com D8	Data Com D9	Data Com D9	Data Com D9	
	Data Com D10	Data Com D10	Data Com D10	Data Com D11	Data Com D11	Data Com D11	Data Com D12	Data Com D12	Data Com D12	
	Growth Z1	Growth Z1	Growth Z1	Growth/FEBE Z2	Growth/FEBE Z2	Growth/FEBE Z2	Orderwire E2	Orderwire E2	Orderwire E2	

Transport Overhead

Path Overhead

- Calculated by SABRE
- Constant Values

STS-3c/STM-1 Frame Overhead





**Driving ATM
Into Mainstream
Networking**

STS-3c/STM-1 Section Overhead

	SONET			SDH			
Section Overhead	1st Value	2nd Value	3rd Value	1st Value	2nd Value	3rd Value	3rd Value
A1	1111 0110	1111 0110	1111 0110	1111 0110	1111 0110	1111 0110	1111 0110
A2	0010 1000	0010 1000	0010 1000	0010 1000	0010 1000	0010 1000	0010 1000
C1	0000 0001	0000 0010	0000 0011	0000 0001	0000 0000	0000 0000	0000 0000
B1	Calculated	Calculated	Calculated	Calculated	Calculated	Calculated	Calculated
E1	Provides Local Channel	Provides Local Channel	Provides Local Channel	Provides Local Channel	Provides Local Channel	Provides Local Channel	Provides Local Channel
F1	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
D1	Provide a data Communications Channel @ 192kb/its	Provide a data Communications Channel @ 192kbit/s	Provide a data Communications Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s
D2	Provide a data Communications Channel @ 192kbit/s	Provide a data Communications Channel @ 192kbit/s	Provide a data Communications Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s
D3	Provide a data Communications Channel @ 192kbit/s	Provide a data Communications Channel @ 192kbit/s	Provide a data Communications Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s	Provide a data Communication s Channel @ 192kbit/s

Calculated by Physical Layer



*Driving ATM
Into Mainstream
Networking*

STS-3c/STM-1 Line Overhead

	SONET			SDH		
Line Overhead	1st Value	2nd Value	3rd Value	1st Value	2nd Value	3rd Value
H1	0110 0010	1001 0011	1001 0011	0110 1010	1001 1011	1001 1011
H2	0000 1010	1111 1111	1111 1111	0000 1010	1111 1111	1111 1111
H3	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
K1	Calculated	Calculated	Calculated	Calculated	Calculated	Calculated
B2	Calculated	Calculated	Calculated	Calculated	Calculated	Calculated
K2	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110	Normal = 0000 0000 Line AIS = 0000 0111 Line FERF = 0000 0110
Z1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Z2	Range of Legal Value is between 0000 0000 and 0001 1000	Range of Legal Value is between 0000 0000 and 0001 1000	Range of Legal Value is between 0000 0000 and 0001 1000	Range of Legal Value is between 0000 0000 and 0001 1000	Range of Legal Value is between 0000 0000 and 0001 1000	Range of Legal Value is between 0000 0000 and 0001 1000
D4-D12	Provide a data Communications Channel @ 576kbit/s	Provide a data Communications Channel @ 576kbit/s	Provide a data Communications Channel @ 576kbit/s	Provide a data Communications Channel @ 576kbit/s	Provide a data Communications Channel @ 576kbit/s	Provide a data Communications Channel @ 576kbit/s

Calculated by Physical Layer



*Driving ATM
Into Mainstream
Networking*

STS-3c/STM-1 Path Overhead

Path Overhead	SONET	SDH
J1	0000 0000	0000 0000
B3	Calculated from the previous SPE	Calculated from the previous SPE
C2	0001 0011	0001 0011
G1	Path-Termination Status	Path-Termination Status
H4	Multiframe phase indication for VT payload	Multiframe phase indication for VT payload
F2	Reserved	Reserved
Z3-Z5	Reserved	Reserved

Calculated by Physical Layer




Driving ATM
Into Mainstream
Networking

SONET/SDH Frame Processing

▲ SPE Aligned with TOH

First H1, H2 = 620A
(points to J1 byte)



Transport
Overhead
(TOH)


STS-3c/STM-1 Synchronous Payload
Envelope
(SPE)




*Driving ATM
Into Mainstream
Networking*

SONET/SDH as a Physical Layer for ATM


- Standards bodies and standard rates
- The four layers of SONET/SDH
- Terminating equipment
- Frame structure
- Overhead bytes
- SONET/SDH mapping for ATM
- Differences between SONET and SDH





Driving ATM
Into Mainstream
Networking

MAPPING AN ATM CELL INTO A SONET/SDH FRAME










Transmit Data Flow

**Driving ATM
Into Mainstream
Networking**

• If a cell is incomplete in the FIFO, Idle/unassigned ATM cells are placed in the SONET/SDH payload.



OR




Cells inserted into SONET/SDH frames transmitted to physical media device

ATM Cells received from SAR device



*Driving ATM
Into Mainstream
Networking*

Receive Data Flow



ATM cells passed to SAR device

- Cell header
- Cell payload


SONET/SDH frames received from physical media device

- Transport overhead
- Path overhead
- Payload envelope



SABRE Architecture

**Driving ATM
Into Mainstream
Networking**






*Driving ATM
Into Mainstream
Networking*

SONET/SDH as a Physical Layer for ATM

- Standards bodies and standard rates
- The four layers of SONET/SDH
- Terminating equipment
- Frame structure
- Overhead bytes
- SONET/SDH mapping for ATM
- Differences between SONET and SDH





*Driving ATM
Into Mainstream
Networking*


Differences Between SONET and SDH

	SONET	SDH
1st C1 Byte	0000 0001	0000 0001
2nd C1 Byte	0000 0010	0000 0000
3rd C1 Byte	0000 0011	0000 0000
1st H1 pointer Byte	0110 0010	0110 1010
2nd H1 pointer Byte	1001 0011	1001 1011
3rd H1 pointer Byte	1001 0011	1001 1011

Differences Between Idle Cells and Unassigned Cells


Idle Cell	Header = 00 00 00 01 52
Unassigned Cell	Header = 00 00 00 00 55

SONET/SDH and ATM The Local Area Network Agenda

- 
- **Section 1: Physical layers for ATM***
 - **Section 2: SONET**/SDH*** as a physical layer for ATM**
 - **Section 3: ATM**
 - **Section 4: ATM and related protocols**
 - **Section 5: TI™ solutions**



*Driving ATM
Into Mainstream
Networking*



Asynchronous Transfer Mode

- ATM overview
- ATM cell structure
- ATM adaptation layers
- Virtual channels and virtual paths
- Key differences between ATM and 802.x
 - Interleaving nature
 - Interleaved cells vs packet bursts
 - Cells routed in order
 - VPI/VCI usage



*Driving ATM
Into Mainstream
Networking*

ATM FORUM


Charter


"To accelerate the use of ATM products and services through rapid convergence and demonstration of interoperability specifications, and promotion of industry cooperation and awareness"



*Driving ATM
Into Mainstream
Networking*


THE ATM COMMUNICATION PROCESS





B - ISDN REFERENCE MODEL

*Driving ATM
Into Mainstream
Networking*





FUNCTIONS OF THE ATM LAYERS

*Driving ATM
Into Mainstream
Networking*

L A Y E R M A N A G E M E N T	HIGHER LAYER FUNCTIONS	HIGHER LAYER	
	Convergence Sublayer	C S	A
	Segmentation and Reassembly	S A R	A L
	Generic Flow Control Cell Header Generation / Extraction Cell VPI / VCI Translation Cell Multiplex and Demultiplex		A T M
	Cell Rate Decoupling HEC Sequence Generation / Verification Cell Delineation Transmission Frame Adaption Transmission Frame Generation / Recovery	T C	P h y s i c a l
	Bit Timing Physical -Medium Dependent	P M D	




*Driving ATM
Into Mainstream
Networking*

LAYERED PROTOCOL STACK MODEL

The means to implement the transmission of datagrams across the network is done according to protocol rules established at separate layers.

This simplifies peer-to-peer communications between layers.







*Driving ATM
Into Mainstream
Networking*

FUNCTIONS OF THE DIFFERENT LAYERS

The bottom three layers define the ATM communications process.



The heart of the process is in the ATM layer, where the ATM cell is created.




Each of the sublayers has unique layer responsibilities for the decoding of serial information to higher-layer protocol data units



*Driving ATM
Into Mainstream
Networking*

Asynchronous Transfer Mode




- ATM overview
- ATM cell structure
- ATM adaptation layers
- Virtual channels and virtual paths
- Key differences between ATM and 802.x
 - Interleaving nature
 - Interleaved cells vs packet bursts
 - Cells routed in order
 - VPI/VCI usage



*Driving ATM
Into Mainstream
Networking*


THE ATM UNI AND NNI CELL HEADER

- **Two major types of ATM interfaces defined**
 - User-to-network interface (UNI)
 - Network-to-network interface (NNI) (also referred to as network-to-node interface)
- **UNI interface used by client node to access ATM switch**
- **NNI interface is used by switching fabric to communicate to other ATM switches. VPI field is larger to accommodate greater use of virtual paths at network layer.**



Driving ATM
Into Mainstream
Networking

THE ATM NNI CELL HEADER



VPI= Virtual Path Identifier

VCI= Virtual Channel Identifier

PTI= Payload Type Indicator

CLP= Cell Loss Priority

HEC= Header Error Control

NNI= Network-to-Network Interface



*Driving ATM
Into Mainstream
Networking*

THE ATM UNI CELL HEADER

OCTET
POSITION

1

GFC

VPI

2

VPI

VCI

3

VCI

4

VCI

PTI

CLP

5

HEC

8

7

6

5

4

3

2

1

BIT
POSITION

VCI= Virtual Channel Identifier

GFC= Generic Flow Controller

-undefined and usage controversial

CLP= Cell Loss Priority

- discard cells preferentially

UNI= User-to-Network Interface

VPI= Virtual Path Identifier


HEC= Header Error Control

PTI= Payload Type Indicator

- Bit 3: Discrim. between data and op. cells


- Bit 2: Indicates congestion upstream

- Bit 1: User indication (set for last cell with AAL5)



*Driving ATM
Into Mainstream
Networking*

UNI AND NNI NETWORK INTERFACES




Public UNI - Connects private switches to the public network
 Private UNI - Connects switches to end stations
 P-NNI - Public NNI connects switches together within the public network




*Driving ATM
Into Mainstream
Networking*

Asynchronous Transfer Mode



- ATM overview
- ATM cell structure
- ATM adaptation layers
- Virtual channels and virtual paths
- Key differences between ATM and 802.x
 - Interleaving nature
 - Interleaved cells vs packet bursts
 - Cells routed in order
 - VPI/VCI usage
- Implementation block diagrams



*Driving ATM
Into Mainstream
Networking*

SERVICE DEMAND ON NETWORK LATENCY AND BANDWIDTH

Services	Telephone	Data	Cable TV	Video Conferencing
	Connection Oriented	Connectionless	Connections	Connection Oriented
	Delay Variance Sensitive	Delay Variance Insensitive	Delay Variance Insensitive	Delay Variance Sensitive
Parameters	Lag Sensitive	Lag Insensitive	Lag Sensitive	Lag Sensitive
	Low Bandwidth	High Bandwidth	High Bandwidth	High Bandwidth
	CBR	VBR	CBR	CBR & VBR



*Driving ATM
Into Mainstream
Networking*

THE ATM ADAPTATION LAYER

The AAL process is the most important feature of the ATM communications process.

How the adaptation process is carried out depends on the type of service to be transported.

<u>AAL Type</u>	<u>Service Type</u>	<u>Comments</u>
AAL1	Constant Bit Rate (CBR)	Isochronous traffic like DS0, DS1s, DS3s to permit voice
AAL2	Variable Bit Rate (VBR)	For data services (Packet Video?) AAL for i/f w/ Video Codecs, etc.
AAL3	Connection-Oriented VBR Data Transfer	For bursty data over long period
AAL4	Connectionless VBR Data Transfer	For short bursty data (SMDS)
AAL5	Simplified AAL	Mainly for point-to-point



*Driving ATM
Into Mainstream
Networking*

CLASSES OF ATM SERVICE

	Class A	Class B	Class C	Class D
Timing Relation Between Source and Destination	Required		Not Required	
Bit Rate	Constant	Variable		
Connection Mode	Connection Oriented			Connectionless
AAL Types	1	2	3/4, 5	3/4



*Driving ATM
Into Mainstream
Networking*


THE AAL PROCESS

AAL is divided into two sublayers.


Convergence Sublayer

and

Segmentation and Reassembly Sublayer.




These two sublayers convert the user information into 48-byte cell payloads. Each sublayer produces a protocol data unit (PDU). The CS-PDU is variable length while the SAR-PDU is always 48 bytes.



*Driving ATM
Into Mainstream
Networking*


AAL1 Processing





*Driving ATM
Into Mainstream
Networking*

AAL2 Processing





*Driving ATM
Into Mainstream
Networking*

THE AAL PROCESS: AAL3/4 CS-PDU




CPI	Common point indicator
BTag	Beginning tag (1 byte)
BA Size	Buffer allocation size (2 bytes)
Info Payload	Length of payload (max 65,535 bytes)
Pad	Up to 3 bytes – used to align CS-PDU length
AL	Alignment (1 byte)
ETag	End tag (1 byte)



**Driving ATM
Into Mainstream
Networking**

AAL3/4



BOM: Beginning of message

COM: Continuation of message

EOM: End of message

MID: Message Identifier

CRC: Cyclic Redundancy Check

EOM: End of message

BAsize: Buffer allocation size

Btag: Beginning tag


Etag: End tag

Segmentation and Reassembly Protocol Data Unit




*Driving ATM
Into Mainstream
Networking*

THE AAL PROCESS: AAL5 CS-PDU




- Information Payload Maximum length of 65 535 bytes
- Pad Maximum of 47 bytes used to align the CS-PDU length to a multiple of 48 bytes
- Control Used to transfer user-to-user information
- Length Indicates the length of the information payload
- CRC-32 32-bit CRC that is computed across the entire information payload



Driving ATM
Into Mainstream
Networking


AAL5

User Data 0-65535 bytes




1.

AAL5 Protocol Data Unit (PDU)



AAL5 Tail (bytes)
 PAD: 0:47
 Control & Length: 2
 CRC: 4.

2.



5-byte ATM cell header


48-byte ATM cell payload




*Driving ATM
Into Mainstream
Networking*

Asynchronous Transfer Mode


- ATM overview
- ATM cell structure
- ATM adaptation layers
- Virtual channels and virtual paths
- Key differences between ATM and 802.x
 - Interleaving nature
 - Interleaved cells vs packet bursts
 - Cells routed in order
 - VPI/VCI usage






*Driving ATM
Into Mainstream
Networking*

VCL/VPL and VCC/VPC



Typically, UNI operates in VCI mode, which means that virtual circuits are identified by a VCI value alone, with the VPI field being set to a default value for all circuits across the UNI.


In VPI operation, a number of virtual circuits are allocated different VCI values, but the same VPI value. Intermediate switches then switch all cells with the same VPI value between the same links, ignoring (and not changing) the VCI values.





*Driving ATM
Into Mainstream
Networking*

VCL/VPL and VCC/VPC




Note that for management purposes, an ATM network can be viewed as a large distributed switch by hiding all the network's internal connectivity, as if internal to the distributed switch. This model, for example, may be used for customer network management (CNM) purposes.



*Driving ATM
Into Mainstream
Networking*

Traffic Shaping Parameters





The traffic enforcement or policing action taken at the UNI is called usage parameter control (UPC) and is activated on an incoming VCL or VPL.



*Driving ATM
Into Mainstream
Networking*

Asynchronous Transfer Mode


- ATM overview
- ATM cell structure
- ATM adaptation layers
- Virtual channels and virtual paths
-  Key differences between ATM and 802.x
 - Interleaving nature
 - Interleaved cells vs packet bursts
 - Cells routed in order
 - VPI/VCI usage




Interleaving

*Driving ATM
Into Mainstream
Networking*

Packet A being transmitted




Packet B being transmitted



etc...

Cells from different sources are interleaved on transmit.



Interleave Cells on Transmission





Interleaved Cells vs Packet Bursts

*Driving ATM
Into Mainstream
Networking*




- LAN packets vary in length, from 17 to >4500 bytes, requiring memory/processing power.
- LAN packets must be transmitted contiguously for the entire length of the packet without break.
- ATM has fixed packet lengths; payload and header are always in the same place.
- ATM cells are uniform in size, and, therefore, more manageable in hardware implementations.





*Driving ATM
Into Mainstream
Networking*

Benefits of Interleaving




- An Ethernet packet cannot be forwarded immediately after it is received to FDDI.
- Hence, latencies can be large, especially for multiport bridges.




*Driving ATM
Into Mainstream
Networking*

Benefits of interleaving




- An Ethernet packet, as soon as it is received, can be segmented and forwarded to ATM.
- Hence, latencies can be minimized, especially for multiport bridges.



Cells Routed in Order

*Driving ATM
Into Mainstream
Networking*



Cell ordering impacts on switches

Switches have to ensure that the cells are transmitted in the order of reception. Implementation complexity depends on the switch architecture.




*Driving ATM
Into Mainstream
Networking*

VPI/VCI Usage

- End stations tend to require processing on only a few VPI/VCIs.
- Switches and hubs that process a large number of connections need to process more VPI/VCIs.

Switch has many connections open.





*Driving ATM
Into Mainstream
Networking*

VPI/VCI Impacts on Receive Engine


- **We have seen that different applications require different levels of support for VPI/VCI usage.**
- **A device that supports 64K VCIs is overkill for the low-cost adapter card market.**
- **Similarly, a device that supports a few VCIs is not suitable for bridge/hub/switch products.**
- **The more VCIs a device supports, the more complex and expensive the device.**



*Driving ATM
Into Mainstream
Networking*

SONET/SDH and ATM The Local Area Network Agenda


- **Section 1: Physical layers for ATM***
- **Section 2: SONET**/SDH*** as a physical layer for ATM**
- **Section 3: ATM**
- **Section 4: ATM and related protocols**
- **Section 5: TI™ solutions**





*Driving ATM
Into Mainstream
Networking*

ATM and Related Protocols



- **RFC 1577: classical IP and ARP over ATM**
- **LAN emulation**
- **Network management for ATM**



*Driving ATM
Into Mainstream
Networking*

RFC1577: Classical IP and ARP over ATM

- **Goal: To allow compatible and interoperable implementations for transmitting IP datagrams and ATM ARP requests and replies over AAL5**
- **Describes initial deployment of ATM within classical IP networks as a direct replacement for LANs**
- **“Classical” refers to the treatment of the ATM host adapter as a networking interface to the IP protocol stack**



***Driving ATM
Into Mainstream
Networking***

RFC1577: Characteristics of the classical model

- **The same maximum transmission unit (MTU) size is used for all VCs in a Logical IP Subnetwork (LIS).**
- **Default logical link control/system network architecture protocol (LLC/SNAP) encapsulation of IP packets**
- **End-to-end IP routing architecture stays the same.**
- **IP addresses are resolved to ATM addresses by use of an ATMARP service within the LIS – ATMARPs (address resolution protocols) stay within the LIS.**
- **One IP subnet is used for many hosts and routers. Each VC directly connects two IP members within the same LIS.**



*Driving ATM
Into Mainstream
Networking*

RFC 1577

- **Packet format:**
Support IEEE 802.2 LLC/SNAP encapsulation
- **MTU size:**
Default MTU size for IP shall be 9180 octets. (RFC-1626 aligns IP over ATM MTU size with that specified for IP over SMDS: RFC-1209) LLC/SNAP = 8 octets; hence, default ATM AAL5 PDU size is 9188 octets.



*Driving ATM
Into Mainstream
Networking*

RFC 1577 (Continued)



Address resolution:

Uses ATMARP and InATMARP defined in RFC1577; these are based on RFCs 826 and 1293.



*Driving ATM
Into Mainstream
Networking*

RFC 1577: ATMARP/InATMARP Packet Encapsulation



SNAP Header Values:

OUI = 0x00-00-00 Indicates PID = Ethertype
0x00-00-00-08-06 Ethertype Indicates ARP


The total size of the LLC/SNAP header is fixed at 8 octets. This aligns the start of the ATMARP packet on a 64-bit boundary relative to the start of the AAL5 CPCS-SDU.



*Driving ATM
Into Mainstream
Networking*

ATM and Related Protocols

- **RFC 1577: classical IP and ARP over ATM**
- **LAN emulation**
- **Network management for ATM**





*Driving ATM
Into Mainstream
Networking*

LAN Emulation

The Need and Benefits

- LAN emulation provides for:
 - All existing LAN applications to run over ATM
 - The use of ATM as a backbone to interconnect existing legacy LANs
 - The interconnection of ATM-attached servers/workstations to each other and to those on legacy LANs
 - Multiple-emulated LANs that are logically separate, to use the same physical ATM network





*Driving ATM
Into Mainstream
Networking*

LAN Emulation Scope


- **The ATM LAN emulation service should allow equipment such as hosts, desktop computers, bridges, hubs and routers with ATM interfaces to use an ATM network as an extended LAN.**
- **Extended LAN at the MAC layer**
- **Communicate readily with devices on existing LANs, Ethernet, token ring, FDDI, etc.**
- **Functions include:**
 - **Multicast, broadcast, and unicast**
- **Packet delivery exploiting the switching properties and point-to-point nonshared channels of ATM.**




*Driving ATM
Into Mainstream
Networking*

LAN Emulation Scenario


- An ATM network interconnecting multiple token-ring rings, Ethernet, and ATM-attached end-systems
 - Token ring-to-token ring
 - Token ring-to-ATM
 - Ethernet-to-Ethernet
 - Ethernet-to-ATM
 - ATM-to-ATM





*Driving ATM
Into Mainstream
Networking*

LAN Emulation Scenario







Driving ATM
Into Mainstream
Networking

LAN Emulation Protocol Stack


ATM Host



LAN Host



ATM-LAN Bridge






*Driving ATM
Into Mainstream
Networking*


LAN Emulation Services

- **LE configuration server**
 - Provides configuration information, address of LE server
 - LAN type (token ring or Ethernet)
 - MTU (maximum frame size)
- **LE server**
 - Implements address registration/resolution functions
 - Pairs: MAC address/ATM address
 - MAC address and ATM address are unique to an emulated LAN
- **Broadcast/unknown server**
 - LE clients use broadcast and unknown server (BUS) for broadcast and multicast
 - Handles data sent by LEC-to-MAC broadcast addresses
 - Handles data sent by LEC-to-MAC multicast addresses



*Driving ATM
Into Mainstream
Networking*

Architecture





*Driving ATM
Into Mainstream
Networking*

LAN Emulation Control Frames

- **Opcodes control frame types:**
 - Configuration frames (req. and resp.)
 - Join frames (req. and resp.)
 - Register & unregister frames (req. and resp.)
 - Address resolution frames (req. and resp.)
 - Flush frames (req. and resp.)
 - Topology change (req.)
 - Ready (query and ind.)
- **Each opcode (frame type) has an associated protocol and packet format defined.**



*Driving ATM
Into Mainstream
Networking*

LAN Emulation Control Frames

0	LECID = 0xFF00	PROTOCOL = 0x01	VERSION = 0x01	
4	OP-CODE	STATUS		
8	TRANSACTION-ID			
12	REQUESTOR-LECID	FLAGS		
16	SOURCE-LAN-DESTINATION			
24	TARGET-LAN-DESTINATION			
32	SOURCE-ATM-ADDRESS			
52	LAN-TYPE	MTU	NO OF TLVS	ELAN NAME SIZE
56	TARGET-ATM-ADDRESS			
76	ELAN-NAME			


108 (byte offsets)



*Driving ATM
Into Mainstream
Networking*

LAN Emulation: Data Frames

AAL5 CS-PDU



Byte after LEH can be any PAD value; e.g., 802.5 AC field, MAC frame starts with FC byte

LEH: Fixed Length, LAN emulation header, two bytes

FDDI bridging rules to either are well-defined

Note: No MAC FCS



*Driving ATM
Into Mainstream
Networking*

Emulated LAN Types

- **Emulated LAN provides the functionality of a single LAN segment:**
 - Ethernet/802.3 segment
 - Token ring/802.5 segment
- **Emulated LAN does not emulate all segment specific details of the emulated LAN type:**
 - No collisions
 - No tokens, no beacon frames
 - Legacy maximum frames sizes do not apply.



*Driving ATM
Into Mainstream
Networking*

LAN Emulation Summary


- **Single ATM adapter card in a server could provide for n emulated Ethernet segments.**
- **The goal is to have no impacts on LAN operating system drivers; i.e., existing Ethernet NOS modules would be used for emulated Ethernets.**
- **Hence LAN emulation drivers would interface to existing protocol stacks with no changes.**
- **Broadband-ISDN application program interfaces would complement LAN emulation drivers to provide access to native ATM functions.**



*Driving ATM
Into Mainstream
Networking*


ATM and Related Protocols

- **RFC 1483: multiprotocol encapsulation over ATM adaptation layer 5**
- **RFC 1577: classical IP and ARP over ATM**
- **LAN emulation**
- **Network management for ATM**



SONET/SDH and ATM The Local Area Network Agenda


- **Section 1: Physical layers for ATM***
- **Section 2: SONET**/SDH*** as a physical layer for ATM**
- **Section 3: ATM**
- **Section 4: ATM and related protocols**
- **Section 5: TI™ solutions**





*Driving ATM
Into Mainstream
Networking*

TI Solutions



- **ATM SAR Solutions**
- **ATM PHY Solutions**
- **Applications**
- **Evaluation Kits**
- **Contacts**




*Driving ATM
Into Mainstream
Networking*

ATM SAR Devices: TNETA1570


TNETA1570 - HyperSAR


- Designed for 200 Mbit/s throughput systems
- Early segmentation feature (buffer segmentation, not packet)
- Integrated 64-/32-bit PCI host interface (PCI spec. Rev 2.0, '93)
- Supports full range of VPIs (12 bits) for NNI
- Can support 30720 VCIs for a single VPI
- Simultaneous seg./reassem. of up to 1023/30720 packets
- 240-pin MQUAD package
- Samples now
- Evaluation board now



Driving ATM
Into Mainstream
Networking

TNETA1570 HyperSAR Interfaces






Driving ATM
Into Mainstream
Networking

HyperSAR Architecture

Driving ATM into Mainstream Networks






*Driving ATM
Into Mainstream
Networking*

ATM SAR Devices: TNETA1561


TNETA1561 - PCI Bus SAR

- Integrated 32-bit PCI host interface (PCI spec. Rev 2.0, 1993)
- PCI configuration space built into the device
- Aimed at 155 Mbit/s file server for legacy clients and workstation ATM client market
- Integrated FIFOs sized for low-cost workstation applications
- High-performance DMA bus mastering (48-byte bursts)
- Efficient gather function for LAN emulation implementation
- Big endian/little endian option for embedded applications
- 240-pin MQUAD package
- Samples now
- Evaluation board now



**Driving ATM
Into Mainstream
Networking**


TNETA1561 PCI Bus SAR Interfaces





PCI Bus SAR Architecture

*Driving ATM
Into Mainstream
Networking*






*Driving ATM
Into Mainstream
Networking*

ATM SAR Devices: TNETA1560


TNETA1560 - SBus SAR

- Integrated 32-bit SBus host bus interface (IEEE1496-1993)
- Aimed at 155 Mbit/s file server for legacy clients and work station ATM client market
- Integrated FIFOs sized for low-cost workstation applications
- Cell payloads are stored in host memory, not local SRAM
- High-performance DMA bus mastering (32- and 16-byte bursts)
- Efficient gather function for LAN emulation implementation
- Compliant to the UTOPIA specification
- 240-pin MQUAD package
- Samples available now
- Evaluation board available now



Driving ATM
Into Mainstream
Networking


TNETA1560 SBus SAR Interfaces





Driving ATM
Into Mainstream
Networking


SBus SAR Architecture





*Driving ATM
Into Mainstream
Networking*

TI Solutions



- ATM SAR solutions
- ATM PHY solutions
- Applications
- Evaluation kits
- Contacts



*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1500


TNETA1500 – 155 Mbit/s Single-Chip ATM PHY

- Provides clock generation/clock recovery
- External 19.44 MHz clock source
- Inserts/extracts ATM cells into/from SONET and SDH frames
- Detects multiple-bit errors and corrects single-bit errors
- Generates alarms for various error conditions, LOS, etc.
- Meets ATM Forum UNI specification
- Compliant to the UTOPIA specification
- Samples available now in 144-pin PQFP
- Evaluation board available now



Driving ATM
Into Mainstream
Networking


TNETA1500 SABRE™





TNETA1500 Architecture

*Driving ATM
Into Mainstream
Networking*






*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1600


TNETA1600 – 155/622 Mbit/s SONET/SDH Overhead

- Termination/generation and Mbit/s processor
- Operates at 622 or 155 Mbit/s
- Generation/termination of SONET STS-3c & STS-12c and SDH STM-1 and STM-4c frames carrying ATM cells
- 8-/16-bit UTOPIA interface
- Access to all SONET/SDH overhead bytes for both Tx and Rx
- Access to datacom and orderwire overhead bytes
- JTAG functionality – IEEE Std 1149.1-1990



**Driving ATM
Into Mainstream
Networking**

TNETA1600 Architecture





*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1610


TNETA1610 – 622-Mbit/s Line Interface


- Built-in clock recovery/clock generation
- 19.44-MHz clock source
- Serial/parallel – parallel/serial conversion
- Align byte-wide output data with A1 byte boundaries
- Full framing function completed by TNETA1600
- Alarm codes – LOPC (loss-of-optical carrier)



Driving ATM
Into Mainstream
Networking


TNETA1610 Interfaces





TNETA1610 Architecture

*Driving ATM
Into Mainstream
Networking*





*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1611


TNETA1611 – 622-Mbit/s Line Interface

- 19.44-MHz clock source
- Serial/parallel – parallel/serial conversion
- Align byte-wide output data with A1 byte boundaries
- Full framing function completed by TNETA1600
- Alarm codes – LOPC (loss-of-optical carrier)
- Samples available now



*Driving ATM
Into Mainstream
Networking*

TNETA1611 Architecture




- Serial-to-Parallel/Parallel-to-Serial Conversion for 622.08-Mbit Data Streams
- Transmit Clock Source is Selected From External Clock Source or Receive Clock Input

- Performs Bit-Alignment Function for SONET/SDH Frames
- Loopback Capability increases Product Versatility
- Conforms to SONET/SDH Standards



*Driving ATM
Into Mainstream
Networking*

TNETA1611 Interfaces



The TNETA1611 is an STS-12c/STM-4 receiver/transmitter that performs data serialization and deserialization for 622.08-Mbit/s data streams used in STS-12c/STM-4 systems. On the receive side, bit alignment is performed on the serial input so parallel data is output on SONET/SDH byte boundaries. The TNETA1611 conforms to applicable SONET/SDH standards and simultaneously converts the serial data to and from byte-wide data. Clock and data loopback are included to increase versatility.



*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1622


TNETA1622 – 622-Mbit/s clock recovery

- Recovers a 622.08-MHz clock signal from a 622.08-Mbit/s STS-12c/STM-4c NRZ data stream
- Accepts PECL input voltage levels on input data stream
- Requires single 5-V supply
- Provides PECL clock and data outputs
- Meets stringent Bellcore jitter specifications
- 20-pin plastic small-outline DW package
- Samples available July 1995
- Evaluation Board July 1995




*Driving ATM
Into Mainstream
Networking*

TNETA1622 Architecture




The TNETA1622 recovers an embedded clock signal from a 622.08-Mbit/s STS-12/STM-4 nonreturn-to-zero (NRZ) data stream using a frequency/phased-locked loop. The device accepts PECL (ECL signals referenced to 5 V instead of GND) input-voltage levels. The recovered clock and data outputs are PECL compatible. The serial data input and recovered clock and data outputs are differential to provide maximum noise immunity.

The TNETA1622 requires only a positive 5-V supply operation over a temperature range of -40°C to 85°C.



*Driving ATM
Into Mainstream
Networking*

TNETA1622 Interfaces





*Driving ATM
Into Mainstream
Networking*

ATM PHY Devices: TNETA1630


TNETA1630 – 622-Mbit/s Clock Generation.

- Generates a 622.08-MHz clock from a TTL clock of 19.44Hz
- Provides differential psuedo-ECL (PECL) outputs
- Requires single 5-V supply
- Meets stringent Bellcore jitter specifications
- 20-pin plastic small-outline DW package
- Production released
- Evaluation board available now



*Driving ATM
Into Mainstream
Networking*

TNETA1630 Architecture




The TNETA1630 is a 622.08-MHz clock-generation device that utilizes a TTL-clock input at 19.44 MHz. The 622.08-MHz clock is provided on differential pseudo-ECL (PECL) outputs. The TNETA1630 operates from a single 5-V power supply. An internal second-order low-pass filter is used to reduce jitter.



*Driving ATM
Into Mainstream
Networking*


TNETA1630 Interfaces






Driving ATM
Into Mainstream
Networking


TNETA1545 PECL : ECL Level Shifter





Driving ATM
Into Mainstream
Networking

TNETA1555 – 155.52-MHz Clock Recovery







ThunderCELL™ Roadmap

Driving ATM into Mainstream Networks

*Driving ATM
Into Mainstream
Networking*



TC = Transmission Convergence
 PMD = Physical-Medium Dependent
 SAR = Segmentation and Reassembly



*Driving ATM
Into Mainstream
Networking*

622 ThunderCELL™ Family Roadmap to the Future

Today

1611
ATM S/P-P/S
PHY
622 Mbit/s

1630
ATM Clk Rec
PHY
622 Mbit/s


1622
ATM Clk Rec
PHY
622 Mbit/s

Future

1660
Sbus ATM SAR
AAL5
155/622 Mbit/s

1610
ATM S/P-P/S
PHY
622 Mbit/s

1600
ATM
PHY
622 Mbit/s



Driving ATM
Into Mainstream
Networking

155 ThunderCELL Family Roadmap to the Future

Today

1500
ATM PHY
155 Mbit/s

1560
Sbus ATM SAR
AAL5
155 Mbit/s

1561
PCI ATM SAR
AAL5
155 Mbit/s

1570
PCI ATM SAR
AAL5
200 Mbit/s

Future

**TRAFFIC
MGMT
SAR**

**AAL1
SAR**


1505
ATM PHY w/
UTP5 drv
155 Mbit/s




*Driving ATM
Into Mainstream
Networking*

TI Solutions

- ATM SAR solutions
- ATM PHY solutions
- Applications
- Evaluation kits
- Contacts







Application Enterprise Hub

*Driving ATM
Into Mainstream
Networking*


Frame-Based
Backplane
Interface to
Hub





*Driving ATM
Into Mainstream
Networking*


Application Edge Router





Driving ATM
Into Mainstream
Networking

HyperSAR Application Ethernet Workgroup Switch





**Driving ATM
Into Mainstream
Networking**

NIC/HUB SAR


TNETA1561

- FEATURES**

- Integrated PCI host bus
- Register-based DMA architecture for high performance
- Rx buffer chaining

- BENEFITS**

- Reduced chip count
- No software overhead to program reduced instruction set computer (RISC) core
- LAN emulation support





**Driving ATM
Into Mainstream
Networking**

155-Mbit/s ATM PHY


TNETA1500


- **FEATURES**

- Integrated clock recovery and clock generation
- Meets UNI 3.1 jitter specs
- Wraparound counters

- **BENEFITS**

- Simpler board for layout
- Customers have compliant systems
- Reduces CPU overhead of saturating counters







Switched/Dedicated Ethernet

*Driving ATM
Into Mainstream
Networking*

Backplane
Interface to
ATM Switch







Driving ATM
Into Mainstream
Networking

Fiber Distributed Data Interface (FDDI) Card

Backplane
Interface to
ATM Switch






100-Mbit/s Ethernet Interface Card

*Driving ATM
Into Mainstream
Networking*

Backplane
Interface to
ATM Switch






ATM Cell-based Backplane

*Driving ATM
Into Mainstream
Networking*

- More ATM backplanes will be added
- LAN backplanes will move directly to interface cards
- Hub can support switched virtual networks

Multi-port Bridge/Router Module

ATM Switch Module






*Driving ATM
Into Mainstream
Networking*

Enterprise Hub With Legacy LAN-Based Backplane

- Legacy LAN hub with ATM interface card
- Allows connection to backbone switch
- Provides interfaces for high-performance users






*Driving ATM
Into Mainstream
Networking*

TI Solutions

- ATM SAR solutions
- ATM PHY solutions
- Applications
- Evaluation kits
- Contacts





*Driving ATM
Into Mainstream
Networking*

Designer Kits


- **TI has EVMs available for designers to learn about our SAR products**
- **SARs supported:**
 - **TNETA 1570**
 - **TNETA 1561**
 - **TNETA 1560**
- **Contact TI sales for more details**



*Driving ATM
Into Mainstream
Networking*

TI Solutions

- ATM SAR solutions
- ATM PHY solutions
- Applications
- Evaluation kits
- Contacts





*Driving ATM
Into Mainstream
Networking*

How to Contact TI

- **E-mail**
 - ***4ATM@msg.ti.com**
- **World-Wide Web**
 - **<http://www.ti.com>**