



- Energy is a scarce resource in WSNs for the following reasons:
 - 1. the nodes are very small in size to accommodate high-capacity power supplies compared to the complexity of the task they carry out
 - 2. it is *impossible to manually change*, replace, or recharge batteries WSNs consist of a large number of nodes
 - 3. the size of nodes is still a constraining factor for renewable
 - energy and self-recharging *mechanisms* 4. *the failure of a few nodes* may cause the entire network to fragment prematurely

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

- The problem of power consumption can be approached from two angles:
 - develop energy-efficient communication protocols
 - self-organization, medium access, and routing protocols
 identify activities in the networks that are both wasteful and unnecessary then mitigate their impact
- Most inefficient activities are results of non-optimal configurations in hardware and software components:
 - e.g., a considerable amount of energy is wasted by an idle processing or a communication subsystem
 - a radio that aimlessly senses the media or overhears while neighboring nodes communicate with each other consumes a significant amount of power

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Power Management

- Wasteful and unnecessary activities can be described as *local* or *global*
 - e.g., some nodes exhausted their batteries prematurely because of <u>unexpected overhearing</u> of traffic that caused the communication subsystem to become operational for a longer time than originally intended
 - some nodes exhausted their batteries prematurely because they aimlessly attempted to establish links with a network that had become no longer accessible to them

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Power Management

- A dynamic power management (DPM) strategy ensures that power is consumed economically
 - the strategy can have a *local* or *global* scope, or *both*
 - a local DPM strategy aims to
 - minimize the power consumption of individual nodes
 - by providing each subsystem with the amount of power that is sufficient to carry out a task at hand
 - when there is no task to be processed, the DPM strategy forces some of the subsystems to operate at the most economical power mode or puts them into a sleeping mode
 - a global DPM strategy attempts to
 - minimize the power consumption of the overall network by defining a network-wide sleeping state

- Synchronous sleeping schedule
 - let individual nodes *define* their own sleeping schedules
 share these schedules with their neighbors to enable a
 - coordinated sensing and an efficient inter-node communicationthe *problem* is that neighbors need to synchronize time as well
 - as schedules and the process is energy intensive
- Asynchronous sleeping schedule
 - let individual nodes keep their sleeping schedules to themselves
 a node that initiates a communication should send a preamble
 - until it receives an acknowledgment from its receiving partner
 - avoids the needs to synchronize schedules
 - it can have a latency side-effect on data transmission

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Power Management In both approaches, individual nodes wake up periodically to determine whether there is a node that wishes to communicate with them to process tasks waiting in a queue

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Power Management

- Fundamental premises about Embedded systems:
 - predominantly event-driven
 - experience non-uniform workload during operation time
- DPM refers to selectively shutting-off and/or slowing-down system components that are idle or underutilised
- A policy determines the type and timing of power transitions based on system history, workload and performance constraints

- It has been described in the literature as a linear optimisation problem
 - the objective function is the expected performance
 - related to the expected waiting time and the number of jobs in the queue
 - the constraint is the expected power consumption
 - related to the power cost of staying in some operation state and the energy consumption for the transfer from one server state to the next

10

12

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.



Local Power Management Aspects

- The first step is the understanding of how power is consumed by the different subsystems of a wireless sensor node, this knowledge enables
 - wasteful activities to be avoided and to frugally budget power
 - one to estimate the overall power dissipation rate in a node and how this rate affects the lifetime of the entire network
- In the following subsections, a mode detail observation into the different subsystems of a node is made





Processor Subsystem													
	Δ	ctive cl	ocko	lomai	ne	Oscil	lators		Wa	ake ur	sourc	88	
Sleep Mode	CIK _{CPU}	CIK _{FLASH}	clk ₁₀	clk _{ADC}	CIKASY	Main Clock Source Enabled	Timer Osc Enabled	INT7	TWI Addr. Match	Timer	EEPROM Ready	ADC	Other I/O
Idle			Х	Х	Х	Х	Х	X	X	Х	Х	Х	Х
ADC noise red.				x	х	х	х	х	х	х	х	х	
power down								Х	X				
Power save					x		x	x	x	x			
standby						х		х	x				
Ext. standby						х	x	х	x	x			
Source	: ATME	L, Atmeg	a 128: Fun Wal	2008 damentals tenegus D	of Wirele	ss Sensor I Christian P	vetworks: T oellabauer	heory ar	nd Practic	e y & Sons	Ltd.		15



Processor Subsystem

- The *idle* mode stops the CPU
 while allowing the SRAM, Timer/Counters, SPI port and interrupt system to continue functioning
- The *power down* mode saves the registers' content
 - while freezing the oscillator and disabling all other chip functions until the next interrupt or Hardware Reset
- In the *power-save* mode, the asynchronous timer continues to run

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

 allowing the user to maintain a timer base while the remaining components of the device enter into a sleep mode

Processor Subsystem

- The ADC noise reduction mode stops the CPU and all I/ O modules
 - except the asynchronous timer and the ADC
 - the aim is to minimize switching noise during ADC conversions
- In standby mode, a crystal/resonator oscillator runs while the remaining hardware components enter into a sleep mode
 - this allows very fast start-up combined with low power consumption
- In extended standby mode, both the main oscillator and the asynchronous timer continue to operate

17

18

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Processor Subsystem

- Additional to the above configurations, the processing subsystem can operate with different supply voltages and clock frequencies
- Transiting from one power mode to another also has its own power and latency cost







Communication Subsystem

- The *power consumption* of the communication subsystem can *be influenced by several aspects*:
 - the modulation type and index
 - the transmitter's power amplifier and antenna efficiency
 - the transmission range and rate
 - · the sensitivity of the receiver
- These aspects can be *dynamically reconfigured*

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Communication Subsystem

- Determining the most efficient active state operational mode is *not a simple decision*
 - *e.g.*, the power consumption of a transmitter may *not* necessarily be reduced by simply reducing the transmission rate or the transmission power
 - the reason is that there is a *tradeoff* between the useful power required for data transmission and the power dissipated in the form of heat at the power amplifier
 - usually, the dissipation power (heat energy) *increases* as the transmission power *decreases*
 - in fact most commercially available transmitters operate efficiently at one or two transmission power levels
 below a certain level, the efficiency of the power amplifier falls drastically
- Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Communication Subsystem

- In some cheap transceivers, even when at the maximum transmission power mode, more than 60% of the supply DC power is dissipated in the form of useless *heat*
- For example, the Chipcon CC2420 transceiver has eight programmable output power levels ranging from –24 dBm to 0 dBm

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Outline	
Local Power Management Aspects Processor Subsystem Communication Subsystem Bus Frequency and RAM Timing Active Memory Power Subsystem Batery	
 DC - DC Converter Dynamic Operation Modes Transition Costs Dynamic Scaling Task Scheduling Conceptual Architecture Architectural Overview 	
Pandamentals of Winniess Sensor Networks Theory and Fractice Waltenegus Dargie and Christian Poellabuse: 6 2010 John Wiley & Sons Ltd.	24

Bus Frequency and RAM Timing

- The processor subsystem consumes power when it interacts with the other subsystems via the internal highspeed buses
- The specific amount depends on the *frequency* and *bandwidth* of the communication
- These two parameters can be optimally configured depending on the *interaction type*, but *bus protocol timings* are usually optimized for particular bus frequencies
- Moreover, bus controller drivers require to be notified when bus frequencies change to ensure optimal performance

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargle and Christian Poellabauer © 2010 John Wiley & Sons Ltd.



Active Memory

- It is made up of capacitor-transistor pairs (DRAM)
 - arranged in rows and columns, each row being a single memory bank
 - have to be recharged periodically in order to store data
- The *refresh interval*
 - a measure of the number of rows that must be refreshed
 - a low refresh interval corresponds to a high clock frequency
 - a higher refresh interval corresponds to a low clock frequency

27

Active Memory

Consider two typical values: 2K and 4K

• 2K: refreshes more cells at a low interval and completes the process faster, thus it consumes more power

- 4K: refreshes less cells at a slower frequency, but it consumes less power
- A DRAM memory unit can be configured to operate in one of the following *power modes*:
 - temperature-compensated self-refresh mode
 - partial array self-refresh mode
 - power down mode

Active Memory

Temperature-compensated self-refresh mode
 the standard refresh rate of a memory unit can be adjusted according to its ambient temperature

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

- Partial array self-refresh mode
 - the self-refresh rate can be *increased* if the entire memory array is not needed to store data
 - the refresh operation can be *limited* to the portion of the memory array in which data will be stored
- Power down mode
 - if no actual data storage is required, the supply voltage of most or the entire on-board memory array can be *switched off*

29

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Active Memory

- The RAM timing is another parameter that affects the power consumption of the memory unit
 - it refers to the *latency* associated with accessing the memory unit
 - before a processor subsystem accesses a particular cell in a memory, it should first determine the particular row or bank
 - then activate the row with a row access strob (RAS) signal
 - the activated row can be accessed until the data is exhausted
 - the time required to activate a row in a memory is l_{RAS}, which is relatively small but could *impact the system's stability* if set incorrectly

Active Memory

- The *delays* between the activation of a row (a cell) and the writing of data into or reading of data from the cell is given as t_{RCD}
- This time can be short or long, depending on how the memory cell is accessed
- If it is accessed sequentially, it is insignificant
- If it is accessed in a random fashion, the current active row must first be *deactivated* before a new row is activated
- In this case, t_{RCD} can cause significant latency

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Active Memory

- A memory cell is activated through a *column access strob (CAS)*
 - the delay between the CAS signal and the availability of valid data on the data pins is called CAS latency
 - low CAS latency means high performance but also high power consumption
 - the time required to terminate one row access and begin the next row access is term
 - the time required to switch rows and select the next cell for reading, writing, or refreshing is expressed as t_{RP} + t_{RCD}
 - the duration of time required between the active and precharge commands is called $\mathit{t}_{\rm RAS}$
 - it is a measure of how long the processor must wait before the next memory access can begin

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Parameter	Description
RAS	Row Address Strobe or Row Address Select
CAS	Column Address Strobe or Column Address Select
t _{RAS}	A time delay between the precharge and activation of a row
t _{RCD}	The time required between RAS and CAS access
tcL	CAS latency
t _{RP}	The time required to switch from one row to the next row
t _{CLK}	The duration of a clock cycle
Command rate	The delay between Chip Select (CS)
Latency	The total time required before data can be written to or read from memory

Table 8.2 Parameters of RAM timing

Active Memory

- When a RAM is accessed by *clocked logic*, the times are generally rounded up to the *nearest clock cycle* for example, when accessed by a 100-MHz processor (with 10
 - for example, when accessed by a 100-MHz processor (with 10 ns clock duration), a 50-ns SDRAM can perform the first read in 5 clock cycles and additional reads within the same page every 2 clock cycles
 - this is generally described as "5 2 2 2" timing

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Outline Local Power Management Aspects Processor Subsystem Communication Subsystem . Bus Frequency and RAM Timing Active Memory Battery
 DC – DC Converter Dynamic Power Management Dynamic Operation Modes
 Transition Costs Dynamic Scaling Task Scheduling Conceptual Architecture Architectural Overview Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd. 35

Power Subsystem

- The power subsystem supplies power to all the other subsystems
- It consists of
 - the battery
 - the DC DC converter
 - it provides the right amount of supply voltage to each individual hardware component
 - by transforming the main DC supply voltage into a suitable level
 the transformation can be a step-down (buck), a step-up (boost), or an inversion (flyback) process, depending on the requirements of the individual subsystem
- Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.





- A wireless sensor node is powered by *exhaustible* batteries
 - the main factor affect the quality of these batteries is cost
- Batteries are specified by a rated current capacity, C, expressed in <u>ampere-hour</u>
 - this quantity describes the rate at which a battery discharges without significantly affecting the prescribed supply voltage
 - as the discharge rate *increases*, the rated capacity *decreases* most portable batteries are rated at 1*C*
 - this means a 1000 mAh battery provides 1000mA for 1 hour, if it is discharged at a rate of 1C
 - e.g., at a rate of 0.5C, providing 500mA for 2 hours
 - at a rate of 2C, 2000mA for 30 minutes





- The value of the Peukert number indicates how well a battery performs under continuous heavy currents
 - a value close to 1 indicates that the battery performs well
 - the higher the number, the more capacity is lost when the battery is discharged at high currents
- Figure 8.3 shows how the effective battery capacity can be reduced at high and continuous discharge rates
 - by intermittently using the battery, it is possible during quiescent periods to increase the diffusion and transport rates of active ingredients and to match up the depletion created by excessive discharge
 - because of this potential for recovery, the capacity reduction can be undermined and the operating efficiency can be enhanced









- The DC DC converter transforms one voltage level into another
- The main problem is its conversion efficiency

- A typical DC DC converter consists of
 - a power supply
 - a switching circuit
 - a filter circuit
 - a load resistor





DC – DC Converter

- In the figure 8.4, the circuit consists of a single-pole, double-throw (SPDT) switch
 - SPDT is connected to a DC supply voltage, V_g
 - considering the inductor, *L*, as a short circuit
 - the capacitor, *C*, as an open circuit for the DC supply voltage
 - the switch's output voltage, $V_s(t) = V_g$ when the switch is in position 1
 - $V_s(t) = 0$ When it is in position 2
 - varying the position of the switch at a frequency, f_s yields a periodically varying square wave, v_s (t), that has a period $T_s = I/f_s$
 - v_s (t) can be expressed by a duty cycle D
 - D describes the fraction of time that the switch in position 1, (0 \leq D \leq 1)







DC – DC Converter

- · The switching circuit consumes power
 - due to the existence of a resistive component in the switching circuit, there is power dissipation
 - the efficiency of a typical switching circuit is between 70 and 90%
- In addition to the desired DC voltage, v_s (t) also contains undesired harmonics of the switching frequency, f_s
 - these harmonics must be removed so that the converter's output voltage v(t) is essentially equal to the DC component $V = V_s$
 - for this purpose, a DC DC converter employs a *lowpass filter*













- Once the design time parameters are fixed, a *dynamic power management (DPM)* strategy attempts to
 - minimize the power consumption of the system by dynamically defining the most economical operation conditions
 - this condition takes the requirements of the application, the topology of the network, and the task arrival rate of the different subsystems into account.
- Different approaches to a DPM strategy can be categorized:
 - 1. dynamic operation modes
 - 2. dynamic scaling
 - 3. energy harvesting

Outime	
Local Power Management Aspects	
 Processor Subsystem 	
 Communication Subsystem 	
 Bus Frequency and RAM Timing 	
 Active Memory 	
 Power Subsystem 	
Battery	
DC – DC Converter	
Dynamic Power Management	
Dynamic Operation Modes	
Iransition Costs Dynamic Capital	
Dynamic Scaing Took Schoduling	
 Architectural Overview 	



2. a transition has an associated delay and the potential of missing the occurrence of an interesting event









Selective Switching							
	Power Mode	StrongARM	Memory	MEMS & ADC	RF		
	P ₀	Sleep	Sleep	Off	Off		
	P ₁	Sleep	Sleep	On	Off		
	P ₂	Sleep	Sleep	On	RX		
	P ₃	Idle	Sleep	On	RX		
	P ₄	Active	Active	On	TX, RX		
Source: Sinha	and Chandraka	San, 2001 Jamentals of Wireless S tenegus Dargie and Chri	ensor Networks: Ti stian Poellabauer (eory arfi@Practice	& Sons Ltd.		



Configuratio n	Process or	Memor v	Sensing subsystem	Communication subsystem
P ₀	Active	Active	On	Transmitting/receiving
P ₁	Active	On	On	On (transmitting)
P ₂	Idle	On	On	Receiving
P ₃	Sleep	On	On	Receiving
P_4	Sleep	On	On	Off
P ₅	Sleep	On	Off	Off
C	DPM strategy w	Table 8.3 Po vith six differe	wer saving configurations int power modes: {P0, P1, P2	P3, P4, P5}







Dynamic Operation Modes

- The decision for a particular power mode depends on
 the anticipated task in the queues of the different hardware components
- Failure to realistically estimate future tasks can cause a node to miss interesting events or to delay in response
- In a WSN, the events outside of the network cannot be modeled as deterministic phenomena
 - e.g., a leak in a pipeline; a pestilence in a farm
 - no need for setting up a monitoring system
- An accurate event arrival model enables a DPM strategy to decide for the right configuration that has a *long duration* and *minimal power consumption*

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.



Transition Costs

Suppose:

- each subsystem of a wireless sensor node operates in just two different power modes only, it can be either on or off
- moreover, assume that the transition from on to off does not have an associated power cost
- but the reverse transition (from off to on) has a cost in terms both of power and a time delay
- these costs are justified if the power it saves in the off state is large enough
- in other words, the amount of the *off* state power is considerably large and the duration of the *off* state is long
- it is useful to quantify these costs and to set up a transition threshold





Transition Costs

- If the transition cost from a higher power mode (on) to a lower power mode (off) is not negligible
 - the energy that can be saved through a power transition (from state i to state j , $E_{\rm saved,j}$) is expressed as:

$$E_{saved,j} = P_i \cdot \left(t_j + t_{i,j} + t_{j,i} \right) - \left(P_{i,j} \cdot t_{i,j} + p_{j,i} \cdot t_{j,i} + p_j \cdot t_j \right)$$
Equation (8.8)

• If the transition from state *i* to state *j* costs the same amount of power and time delay as the transition from state *j* to state *i*, it can be expressed as:

$$E_{saved,j} = P_i \cdot \left(t_j + t_{i,j} + t_{j,i} \right) - \left(\frac{P_i + P_j}{2} \right) \left(t_{i,j} + t_{j,i} \right) - \left(P_i + P_j \right) t_j$$
Equation (8.9)

Transition Costs

- Obviously, the transition is justified if $E_{\text{saved},j} > 0$. This can be achieved in three different ways, by:
 - increasing the gap between *P_i* and *P_j* increasing the duration of state *j*, (*t_i*)
 - 3. decreasing the transition times, t_{ii}

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.



Dynamic Scaling

- Dynamic voltage scaling (*DVS*) and dynamic frequency scaling (*DFS*) aim to:
 - adapt the performance of the processor core when it is in the active state
- In most cases, the tasks scheduled to be carried out by the processor core do not require its peak performance
- Some tasks are completed ahead of their deadline and the processor enters into a low-leakage idle mode for the remaining time
- In Figure 8.8, even though the two tasks are completed ahead of their schedule, the processor still runs at peak frequency and supply voltage - wasteful





Dynamic Scaling

- In Figure 8.9 the performance of the processing subsystem is *adapted* (reduced) according to the criticality of the tasks it processes
 - each task is stretched to its planned schedule while the supply voltage and the frequency of operation are reduced
- The basic building blocks of the processor subsystem are *transistors*
 - they are classified into analog and digital (switching) transistors
 - depending on their operation regions (namely, cut-off, linear, and saturation)

Fundamentals of Wireless Sensor Networks: Theory and Practice
Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.









Dynamic Scaling

- The *switching time* in turn depends on
 - the cumulative capacitance effect created between the three joints of the transistors
 - Figure 8.10 displays a typical NAND gate made up of CMOS transistors
- A capacitor is created by two conductors
 - two conductors are separated by a dielectric material
 - there is a potential difference between the two conductors
- The capacitance of a capacitor is
 - · positive proportional to the cross-sectional area of the
 - conductors
 - inversely proportional to the separating distance





Dynamic Scaling

- However, these two quantities cannot be reduced beyond a certain limit
 - for example, the minimum operating voltage for a CMOS logic to function properly was first derived by Swanson and Meindl (1972)
 - it is expressed as:

$$V_{dd,\text{limit}} = 2 \cdot \frac{kT}{q} \cdot \left[1 + \frac{C_{fs}}{C_{ox} + C_d} \right] \cdot \ln \left(1 + \frac{C_d}{C_{ox}} \right) \quad \text{Equation (8.13)}$$

- where $C_f s$ is the surface state capacitance per unit area
- Cox is the gate-oxide capacitance per unit area
- C_i is the channel depletion region capacitance per unit area
 finding the optimal voltage limit requires a tradeoff between the
- switching energy cost and the associated delay





- In a dynamic voltage and frequency scaling, the DPM strategy *aims* to
 - autonomously determine the magnitude of the biasing voltage (V_{dd})
 - the clock frequency of the processing subsystem
- The decision for a particular voltage or frequency is based on:
 - the application latency requirement
 - the task arrival rate
 - ideally, these two parameters are adjusted so that a task is completed "just in time" - the processor does not remain idle and consume power unnecessarily

Task Scheduling

- Practically, Idle cycles cannot be completely avoided
 - the processor's workload cannot be known a priori
 - the estimation contains error
- Comparison between an ideal and real dynamic voltage scaling strategies is shown in Figure 8.11

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.







Conceptual Architecture

- A conceptual architecture for enabling a DPM strategy in a wireless sensor node should address three essential concerns:
 - in attempting to optimize power consumption, how much is the extra workload that should be produced by the DPM itself?
 - 2. should the DPM be a centralized or a distributed strategy?
 - 3. if it is a centralized approach, which of the subcomponents should be responsible for the task?

84

Conceptual Architecture

- A typical DPM strategy:
 - monitors the activities of each subsystem
 - makes decisions concerning the most suitable power configuration
 - optimizes the overall power consumption
 - · this decision should take the application requirements
- An accurate DPM strategy requires bench marking to estimate the task arrival and processing rate

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Conceptual Architecture

- A DPM strategy can be
 - central approach
 - distributed approach
- Advantage of a centralized approach
 - it is easier to achieve a global view of the power consumption of
 - a node and to implement a comprehensible adaptation strategy
 - a global strategy can add a computational overhead on the subsystem that does the management
- Advantage of a distributed approach
 - scales well by authorizing individual subsystems to carry out local power management strategies

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Conceptual Architecture

- Local strategies may *contradict* with global goals
- Given the relative simplicity of a wireless sensor node and the quantifiable tasks that should be processed, most existing power management strategies advocate a centralized solution

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.

Conceptual Architecture

In case of a centralized approach, the main question is
 which subsystems is responsible for handling the task ---- the processor subsystem or the power subsystem

- The power subsystem
 - has complete information about the energy reserve of the node
 - the *power budget* of each subsystem
 - but it requires vital information from the processing subsystems
 the task arrival rate
 - priority of individual tasks
 - it needs to have some *computational capability* presently available power subsystems do not have these characteristics

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer (© 2010 John Wiley & Sons Ltd.

Conceptual Architecture

Most existing architectures

- place the processor subsystem at the center
- all the other subsystems communicate with each other through it
- t he operating system runs on the processing subsystem,
- managing, prioritizing and scheduling tasks

Subsequently, the processing subsystem

- have more comprehensive knowledge about the activities of all the other subsystems
- these characteristics make it appropriate place for executing a DPM

89

 Local 	Power Management Aspects	
• P	rocessor Subsystem	
• C	ommunication Subsystem	
■ B	us Frequency and RAM Timing	
■ A	ctive Memory	
■ P	ower Subsystem Battery DC - DC Converter	
 Dyna 	nic Power Management	
• D	ynamic Operation Modes Transition Costs	
• D	ynamic Scaling	
• T	ask Scheduling	
 Conce 	eptual Architecture	
• A	rchitectural Overview	





Architectural Overview

- The system's hardware architecture
 - it is the basis for defining multiple operational power modes and the possible transitions between them
- A local power management strategy
 - it defines rules to describe the behavior of the power mode transition
 - according to a change in the activity of the node; or
 - based on a request from a global power management scheme; or
 - based on a request from the application
- This (see Figure 8.13) can be described as a circular process consisting of three basic operations
 - energy monitoring
 - power mode estimation
 - task scheduling





Architectural Overview

- Figure 8.13 illustrates
 - how dynamic power management can be thought of as a machine that moves through different states in response to different types of events
 - tasks are scheduled in a task queue, and the execution time and energy consumption of the system are monitored
 - depending on how fast the tasks are completed, a new power budget is estimated and transitions in power modes
 - the DPM strategy decides the higher level of operating power mode
 - in case of a deviation in the estimated power budget from the power mode

95







Architectural Overview

- The estimated task arrival rate is represented by *r* in the figure
- Based on the newly computed task arrival rate r, the processing subsystem estimates the supply voltage and the clock frequency it requires to process upcoming tasks

Fundamentals of Wireless Sensor Networks: Theory and Practice Waltenegus Dargie and Christian Poellabauer © 2010 John Wiley & Sons Ltd.